

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/757,974	01/15/2004	Jenoe Tihanyi	1890-0033	4260
7	590 07/29/20	5	EXAMINER	
Maginot, Moore & Beck			NGUYEN, HIEP	
Bank One Tow	~-			
111 Monument Circle, Suite 3000			ART UNIT	PAPER NUMBER
Indianapolis, IN 46204			2816	
			DATE MAILED: 07/29/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

			AK		
		Application No.	Applicant(s)		
		10/757,974	TIHANYI, JENOE		
	Office Action Summary	Examiner	Art Unit		
		Hiep Nguyen	2816		
Period f	The MAILING DATE of this communication apports or Reply	pears on the cover sheet with the c	correspondence address		
THE - Exte afte - If the - If NO - Failt Any	MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.1 of SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repl of period for reply is specified above, the maximum statutory period of the provision of	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed /s will be considered timely. I the mailing date of this communication. ED (35 U.S.C. § 133).		
Status					
1)🖂	Responsive to communication(s) filed on 19 M	lay 2005.			
2a)□	This action is FINAL . 2b)⊠ This	action is non-final.			
3)[3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is				
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.		
Disposit	ion of Claims		•		
4)⊠	Claim(s) 15-34 is/are pending in the applicatio	n.	·		
	4a) Of the above claim(s) is/are withdraw	wn from consideration.			
5)□	Claim(s) is/are allowed.				
6)⊠	Claim(s) 15-34 is/are rejected.	•			
7)	Claim(s) is/are objected to.				
8)□	Claim(s) are subject to restriction and/o	r election requirement.			
Applicat	ion Papers				
9)[The specification is objected to by the Examine	er.			
	0) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.				
,—	Applicant may not request that any objection to the				
	Replacement drawing sheet(s) including the correct	-,,	•		
11)	The oath or declaration is objected to by the Ex		•		
Priority (under 35 U.S.C. § 119				
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage		
Attachmen	ıt(s)				
_	e of References Cited (PTO-892)	4) Interview Summary	·(PTO-413)		
2) 🔲 Notic	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate		
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	5) Notice of Informal F 6) Other:	Patent Application (PTO-152)		

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 28 and 29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction and/or clarification is required.

Regarding claims 28 and 29, the recitation "the first MOS transistor and the second MOS transistor constitute compensation components" is indefinite because it is not clear as to the first and the second MOS transistors are compensation components of the MOSFET circuit.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 15-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foreign Application (JP 6-53 800) in view of Kimura (USP. 6,851,849), Hartwick (USP. 4,881,024), Kumar (USP. 6,855, 981) and Pavlin (USP. 5,438,286)

Regarding claims 15, 16 and 17, figure 3 of JP 6-5380 show a MOSFET circuit comprising: a first MOS transistor (Q2), a second transistor (Q4) coupled in parallel with the first MOS transistor, a constant voltage element is a zener diode (SBD2). Figure 3 of the foreign application does not show that the first MOS transistor has a first number of cells and the second MOS transistor has a second number of cells. Figure 2 of Pavlin shows a MOSFET circuit comprising first second MOS transistor (TP1) and second NMOS transistor

Page 3

Art Unit: 2816

(TP2) coupled in parallel. The second transistor (TP2) has a second number of cells less (10-40 times) than the first number of cells (col. 4, lines 35-40) for providing a circuit having low threshold current that is many times lower than the circuit of the foreign application wherein the transistors have an equal number of cells. (col. 4, lines 50-62). Therefore, it would have been obvious to an artisan having skills in the art to replace the transistors of the foreign application with the transistors taught by Pavlin for providing a circuit having low threshold current that is many times lower than circuit wherein the transistors have an equal number of cells. The resistor is element (R2).

Regarding claims 18 and 19, figure 3 of the foreign application does not show that there is a resistor coupled in series with the zener diode. Figure 1 of Hartwick shows a resistor (R1) coupled in series with the zener diode for limiting the current flowing through the diode. Therefore, it would have been obvious to an artisan having skills in the art to implement a resistor in series with the diode (SBD2) for limiting the current flowing through the diode.

Regarding claim 20, figure 6 of Kimura shows that the zener diode (30) and the resistor (40b) are integrated with one another for having a compact circuit.

Regarding claims 21, 22, 23 and 32, the technique of fabrication of the zener diode and the resistor are well known in the art and is fully shown by Kumar (6,855, 981, col. 11, lines 24-30). Kumar does not show that "the dope concentration of the highly doped layer is less than 10exp 19 charge carrier cm –exp 3". However, it is old and well known and it would have been an obvious matter of preference bounded by well known manufacturing constraints and ascertainable by routine experimentation and optimization to choose the particular claimed relative predetermined value of a differential input voltage limitations because applicant has not disclosed that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical, and it appears prima facie that the process would possess utility using another relative predetermined value of a differential input voltage. Indeed, it has been held that optimization of range limitations are prima facie obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See MPEP 2144.05(II): "Generally, differences in concentration or temperature will not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is

Art Unit: 2816

critical. '[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also In re Hoeschele, 406 F.2d 1403, 160 USPQ 809 (CCPA 1969), Merck & Co. Inc. v. Biocraft Laboratories Inc., 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied, 493 U.S. 975 (1989), and In re Kulling, 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990). As set forth in MPEP 2144.05(III). Therefore, it would have been obvious to one having ordinary skill in the art to select the dope concentration of the highly doped layer to be less than 10exp 19 charge carrier cm—exp 3" dependent upon particular environment of use to ensure optimum performance.

Regarding claims 24, figure 3 of JP 6-5380 show a MOSFET circuit comprising: a first MOS transistor (Q2), a second transistor (Q4) coupled in parallel with the first MOS transistor, a constant voltage element is a zener diode (SBD2). Figure 3 of the foreign application does not show that the first MOS transistor has a first number of cells and the second MOS transistor has a second number of cells. Figure 2 of Pavlin shows a MOSFET circuit comprising first second MOS transistor (TP1) and second NMOS transistor (TP2) coupled in parallel. The second transistor (TP2) has a second number of cells less (10-40 times) than the first number of cells (col. 4, lines 35-40) for providing a circuit having low threshold current that is many times lower than the circuit of the foreign application wherein the transistors have an equal number of cells. (col. 4, lines 50-62). Therefore, it would have been obvious to an artisan having skills in the art to replace the transistors of the foreign application with the transistors taught by Pavlin for providing a circuit having low threshold current that is many times lower than circuit wherein the transistors have an equal number of cells. The resistor is element (R2).

Regarding claims 25-27 and 29, the first number of cells is 10 to 40 times larger than the second number of cells (col. 4, lines 35-40). The first number of cells is from 15,000 to 20,000 (col. 4, lines 38-40).

Regarding claim 28, transistors (TP1) and (TP2) of Pavlin constitute a main composite transistor (TP) that is used to compensate the threshold current by lowering it X times lower (col. 4, lines 50-62).

Art Unit: 2816

Regarding claims 30, figure 3 of "JP6-53800" show a MOSFET circuit comprising: a first MOS transistor (Q2), a second transistor (Q4) coupled in parallel with the first MOS transistor, a constant voltage element is a zener diode.

Figure 3 of the foreign application does not show that the first MOS transistor has a first number of cells and the second MOS transistor has a second number of cells. Figure 2 of Pavlin shows a MOSFET circuit comprising first second MOS transistor (TP1) and second NMOS transistor (TP2) coupled in parallel. The second transistor (TP2) has a second number of cells less (10-40 times) than the first number of cells (col. 4, lines 35-40) for providing a circuit having low threshold current that is many times lower than the circuit of the foreign application wherein the transistors have an equal number of cells. (col. 4, lines 50-62). Therefore, it would have been obvious to an artisan having skills in the art to replace the transistors of the foreign application with the transistors taught by Pavlin for providing a circuit having low threshold current that is many times lower than circuit wherein the transistors have an equal number of cells. The resistor is element (R2). Even though, "JP 6-5380" does not mention that the zener diode is fabricated with a technique recited in claim 30. However, this technique is a common technique shown in US Pat. 6,855,981, col. 11, lines 23-44.

Regarding claim 31, the resistor is element (R2). Kuma col. 11 shows that the resistor can be formed by the pn junction between the polycrystalline layer and the zone.

Regarding claims 33 and 34, the first number of cells is 10 to 40 times larger than the second number of cells (col. 4, lines 35-40). The first number of cells is from 15,000 to 20,000 (col. 4, lines 38-40).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

07-25-05

TUANT.LAM

Page 6